Citation to this article as recorded by
Wei, C., Z. Xia, H. Jian-Ping and H. Cheng-Hao, 2013. Leakage reduction techniques of p-type adiabatic circuits based on dual-threshold and gate-length biasing. Inform. Technol. J., 12: 6513-6518. CrossRefDirect Link |
How to cite this article
Weiqiang Zhang, Jianping Hu and Lv Yu, 2011. Adiabatic Computing for CMOS Integrated Circuits with Dual-threshold CMOS and Gate-length Biasing Techniques. Information Technology Journal, 10: 2392-2398.
DOI: 10.3923/itj.2011.2392.2398
URL: https://scialert.net/abstract/?doi=itj.2011.2392.2398
DOI: 10.3923/itj.2011.2392.2398
URL: https://scialert.net/abstract/?doi=itj.2011.2392.2398