Fang-Hsi Kuo
Department of Information Management,
Jin Wen Institute of Technology, Taiwan, Republic of China
Shou-Te Yen
Computer System Laboratory,
Department of Information Engineering and Computer Science, Feng Chia University, Taiwan, Republic of China
Chia-Cheng Liu
Computer System Laboratory,
Department of Information Engineering and Computer Science, Feng Chia University, Taiwan, Republic of China
ABSTRACT
In this study, we develop a reconfigurable rapid prototyping system with PCI as interface. Reconfigurable processing unit uses I/O coupling way with general propose processor to work in coordination and to accelerate the execution of the specific task. Use four FPGA chip in order to offer the hardware design environment under multi-FPGA structures systematically at the same time. This system except that the intact hardware is designed and implemented, but also include the setting-up of the driver with offer the application program interface which access the hardware. In order to prove that systematic function of rapid prototyping board is correct, design one IP Core to apply to this system. We implement an Advanced Encryption Standard (AES) hardware circuit for this goal. The focal point designed lies in making optimization to resources of FPGA and AES suitability in reconfigurable computing with multi-FPGA system.
PDF References Citation
How to cite this article
Fang-Hsi Kuo, Shou-Te Yen and Chia-Cheng Liu, 2005. A Multi-FPGA Rapid Prototyping System with the Reusable AES Core. Information Technology Journal, 4: 262-270.
DOI: 10.3923/itj.2005.262.270
URL: https://scialert.net/abstract/?doi=itj.2005.262.270
DOI: 10.3923/itj.2005.262.270
URL: https://scialert.net/abstract/?doi=itj.2005.262.270
REFERENCES
- Compton, K. and S. Hauck, 2002. Reconfigurable computing: A survey of systems and software. ACM Comput. Surveys, 34: 171-210.
CrossRefDirect Link - Scott, H., 1998. The roles of FPGAs in reporgrammable systems. Proc. IEEE, 86: 615-639.
CrossRefDirect Link - Laurent, M., H. Alan and S. Mark, 1999. Sepia: Scalable 3D compositing using PCI pamette. Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 21-23, Napa Valley, CA, USA., pp: 146-155.
CrossRefDirect Link - Stefan, M., A. Manfred and D. Sandra, 2003. A highly regular and scalable AES hardware architecture. IEEE Transact. Comput., 2: 483-491.
CrossRefDirect Link